International Journal of Modern Education and Computer Science (IJMECS)
IJMECS Vol. 9, No. 6, 8 Jun. 2017
Cover page and Table of Contents: PDF (size: 790KB)
A New High-Performance Bridge Structure for 4-to-2 Compressor using CMOS and CNFET Technology
Full Text (PDF, 790KB), PP.48-58
Views: 0 Downloads: 0
Author(s)
Index Terms
Carbon Nanotube Field Effect Transistor, CNFET, 4-to-2 Compressor, Compressor, Nanotechnology
Abstract
In this paper, a new high-speed and energy efficient 4-to-2 compressor cell was presented using carbon nanotube field effect transistors (CNFETs). CNFET is very suitable for high-frequency and low-voltage applications. In addition, in this paper several conventional and state-of-the-art 4-to-2 compressor cells are surveyed and compared. In order to evaluate the proposed designs, computer simulations are carried out using 32nm-CMOS and 32nm-CNFET technologies. Simulations are conducted using various low voltage power supplies, different temperatures, frequencies and load capacitors. Results of simulation demonstrate predominance of the proposed design in terms of power consumption, delay, and power-delay product (PDP) compared to other 4-to-2 compressor cells and they confirm that the proposed design is the fastest 4-to-2 compressor in various working circumstances.
Cite This Paper
Mehdi Darvishi, Mehdi Bagherizadeh, "A New High-Performance Bridge Structure for 4-to-2 Compressor using CMOS and CNFET Technology", International Journal of Modern Education and Computer Science(IJMECS), Vol.9, No.6, pp.48-58, 2017. DOI:10.5815/ijmecs.2017.06.07
Reference
[1]J. K. Sahani and S. Singh, "Design of Full Adder Circuit Using Double Gate MOSFET," in 2015 Fifth International Conference on Advanced Computing & Communication Technologies, 2015, pp. 57-60.
[2]M. Bagherizadeh and M. Eshghi, "Two novel low-power and high-speed dynamic carbon nanotube full-adder cells," Nanoscale research letters, vol. 6, pp. 1-7, 2011.
[3]S. Lin, Y.-B. Kim, and F. Lombardi, "A novel CNTFET-based ternary logic gate design," in Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest Symposium on, 2009, pp. 435-438.
[4]H. Gautam and P. Bindra, "Structure and a Detailed Analysis of Various Simulation Results of CNTFET: A Review," International Journal of Scientific Engineering and Technology, vol. 4, 2015.
[5]M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and A. Momeni, "Design and analysis of a high-performance CNFET-based Full Adder," International Journal of Electronics, vol. 99, pp. 113-130, 2012.
[6]M. Bagherizadeh, M. H. Moaiyeri, M. Eshghi, "Digital counter cell design using carbon nanotube FETs," in Journal of Applied Research and Technology, 2017.
[7]L. Dadda, "Some schemes for parallel multipliers," Alta frequenza, vol. 34, pp. 349-356, 1965.
[8]C. S. Wallace, "A suggestion for a fast multiplier," IEEE Transactions on electronic Computers, pp. 14-17, 1964.
[9]C. H. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, pp. 1985-1997, 2004.
[10]A. Pishvaie, G. Jaberipur, and A. Jahanian, "Improved CMOS (4; 2) compressor designs for parallel multipliers," Computers & Electrical Engineering, vol. 38, pp. 1703-1716, 2012.
[11]M. R. Reshadinezhad, N. Charmchi, and K. Navi, "Design and Implementation of a Three-operand Multiplier through Carbon Nanotube Technology," International Journal of Modern Education and Computer Science, vol. 7, p. 44, 2015.
[12]A. Pishvaie, G. Jaberipur, and A. Jahanian, "Redesigned CMOS (4; 2) compressor for fast binary multipliers," Electrical and Computer Engineering, Canadian Journal of, vol. 36, pp. 111-115, 2013.
[13]S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. Srinivas, "Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors," in 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), 2007, pp. 324-329.
[14]M. Bagherizadeh and M. Eshghi, "New CNFET-Based Full Adder cells for Low-Power and Low-Voltage Applications," Journal of Advances in Computer Research, 2016.
[15]R. Zarhoun, M. H. Moaiyeri, S. S. Farahani, and K. Navi, "An efficient 5-input exclusive-OR circuit based on carbon nanotube FETs," ETRI Journal, vol. 36, pp. 89-98, 2014.
[16]P. L. McEuen, M. S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics," IEEE transactions on nanotechnology, vol. 1, pp. 78-85, 2002.
[17]S. Tabrizchi, H. Sharifi, F. Sharifi, and K. Navi, "A Novel Design Approach for Ternary Compressor Cells based on CNTFETs," Circuits, Systems, and Signal Processing, pp. 1-13, 2015.
[18]J. Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors," Stanford University, 2007.
[19]Y. B. Kim, Y.-B. Kim, and F. Lombardi, "A novel design methodology to optimize the speed and power of the CNTFET circuits," in Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest Symposium on, 2009, pp. 1130-1133.
[20]Y. S. Mehrabani and M. Eshghi, "A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using CNFET technology," Circuits, Systems, and Signal Processing, vol. 34, pp. 739-759, 2015.
[21]M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and O. Hashemipour, "Efficient CNTFET-based ternary full adder cells for nanoelectronics," Nano-Micro Letters, vol. 3, pp. 43-50, 2011.
[22]A. Pishvaie, G. Jaberipur, and A. Jahanian, "High-performance CMOS (4: 2) compressors," International Journal of Electronics, vol. 101, pp. 1511-1525, 2014.
[23]R. Hussin, A. Y. M. Shakaff, N. Idris, Z. Sauli, R. C. Ismail, and A. Kamarudin, "An efficient modified Booth multiplier architecture," in Electronic Design, 2008. ICED 2008. International Conference on, 2008, pp. 1-4.
[24]D. Baran, M. Aktan, and V. G. Oklobdzija, "Energy efficient implementation of parallel CMOS multipliers with improved compressors," in Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, 2010, pp. 147-152.
[25]M. Bagherizadeh and M. Eshghi, "A New High Speed Carbon Nanotube Field Effect Transistor-Based Structure for 4-to-2 Compressor Cell," Journal of Computational and Theoretical Nanoscience, vol. 13, pp. 1006-1012, 2016.
[26]I. Petrousov and M. Dasygenis, "Generating custom bitwidth 4: 2 compressors in hardware description language from an online tool."
[27]E. Alkaldy, K. Navi, F. Sharifi, and M. H. Moaiyeri, "An ultra high-speed (4; 2) compressor with a new design approach for nanotechnology based on the multi-input majority function," Journal of Computational and Theoretical Nanoscience, vol. 11, pp. 1691-1696, 2014.
[28]A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," IEEE Transactions on Computers, vol. 64, pp. 984-994, 2015.
[29]K. Navi, O. Kavehei, M. Rouholamini, A. Sahafi, S. Mehrabi, and N. Dadkhahi, "Low-power and high-performance 1-bit CMOS full-adder cell," Journal of computers, vol. 3, pp. 48-54, 2008.
[30]O. Kavehei, M. R. Azghadi, K. Navi, and A.-P. Mirbaha, "Design of robust and high-performance 1-bit CMOS Full Adder for nanometer design," in 2008 IEEE Computer Society Annual Symposium on VLSI, 2008, pp. 10-15.
[31]K. Navi, H. H. Sajedi, R. F. Mirzaee, M. H. Moaiyeri, A. Jalali, and O. Kavehei, "High-speed full adder based on minority function and bridge style for nanoscale," Integration, the VLSI journal, vol. 44, pp. 155-162, 2011.
[32]J. Deng and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region," IEEE Transactions on Electron Devices, vol. 54, pp. 3186-3194, 2007.