Raad F. Alwan; Sami I. Eddi; Baydaa Al-Hamadani

Coupling Perceptron Convergence Procedure with Modified Back-Propagation Techniques to Verify Combinational Circuits Design

Full Text (PDF, 336KB), PP.22-29

Views: 0 Downloads: 0

Author(s)

Raad F. Alwan ^1,* Sami I. Eddi ² Baydaa Al-Hamadani ³

1. Philadelphia University/ Department of Computer Science, Amman, 19392, Jordan

2. University of Technology/ Department of Computer Science and Information Systems, Baghdad, 10066, Iraq

3. Zarqa University/ Department of Computer Science, Zarqa, 13132, Jordan

* Corresponding author.

DOI: https://doi.org/10.5815/ijitcs.2015.06.03

Received: 21 Aug. 2014 / Revised: 9 Dec. 2014 / Accepted: 16 Jan. 2015 / Published: 8 May 2015

Index Terms

Logic Circuit Verification, Neural Network, Combination Circuit, Perceptron Convergence, Back-Propagation

Abstract

This paper proposed an algorithm for logic circuits verification using neural networks where a model is built to be trained and tested. The proposed algorithm for combinational circuits' verification is based on merging two of the well-known learning algorithms for neural networks. The first one is the Perceptron Convergence Procedure, which is used for learning the functions of the standard logic gates in order to simulate the whole circuit. While the second is a modified learning algorithm of Back-propagation neural networks to be used for the verification of the hardware design. The algorithm can predict the gates that cause the malfunction in the circuit design.
This work may be considered as a step toward building Distributed Computer Aided Design Environments depending on the parallel processing architecture, particularly in the Neurocomputer architecture.

Cite This Paper

Raad F. Alwan, Sami I. Eddi, Baydaa Al-Hamadani, "Coupling Perceptron Convergence Procedure with Modified Back-Propagation Techniques to Verify Combinational Circuits Design", International Journal of Information Technology and Computer Science(IJITCS), vol.7, no.6, pp.22-29, 2015. DOI:10.5815/ijitcs.2015.06.03

Reference

[1]Yangdong, D. "GPU Accelerated VLSI Design Verification". in Proceeding of the IEEE 10th International Conference on Computer and Information Technology (CIT), 2010. pp 1213-1218. 2010

[2]Raeisi, D.R. "MODELING AND VERIFICATION OF DIGITAL LOGIC CIRCUIT USING NEURAL NETWORKS". in Proceeding of the 2005 IL/IN Sectional Conference. pp. 2005

[3]Li Da, X., W. Viriyasitavat, P. Ruchikachorn, and A. Martin," Using Propositional Logic for Requirements Verification of Service Workflow". IEEE Transactions on Industrial Informatics, vol. 8 no 3: pp. 639-646.2012

[4]Chang, P.-C., Y.-W. Wang, and C.-Y. Tsai," Evolving neural network for printed circuit board sales forecasting". Expert Systems with Applications, vol. 29 no 1: pp. 83-92.2005

[5]Rabunal, J.R. and J. Dorado, Artificial Neural Networks in Real-life Applications: Idea Group Inc (IGI) - Technology & Engineering. 2006,

[6]Hosseini, S.B., A. Shahabi, H. Sohofi, and Z. Navabi. "A reconfigurable online BIST for combinational hardware using digital neural networks". in Proceeding of the 15th IEEE European Test Symposium (ETS), 2010. pp 139-144. 2010

[7]Ruehli, A.E. and G.S. Ditlow," Circuit analysis, logic simulation, and design verification for VLSI". Proceedings of the IEEE, vol. 71 no 1: pp. 34-48.2005

[8]Hassoun, S. and T. Sasao, Logic Synthesis and Verification, ed. T.S.I.S.i.E.a.C. Science. Vol. Vol. 654. 2003,

[9]Miller, R.K., Neural Networks. USA: Prentice-Hall Inc. 1990,

[10]Oldroyd, M., Optimisation of Massively Parallel Neural Networks, ed. F. Corporation. 2004,

[11]Chang, P.-C., C.-H. Liu, and C.-Y. Fan," Data clustering and fuzzy neural network for sales forecasting: A case study in printed circuit board industry". Knowledge-Based Systems, vol. 22 no 5: pp. 344-355.2009.

International Journal of Information Technology and Computer Science (IJITCS)