International Journal of Intelligent Systems and Applications (IJISA)
IJISA Vol. 4, No. 6, 8 Jun. 2012
Cover page and Table of Contents: PDF (size: 446KB)
Power Optimized Multiplier Using Shannon Based Multiplexing Logic
Full Text (PDF, 446KB), PP.39-45
Views: 0 Downloads: 0
Author(s)
P.Karunakaran
1,*
S.Venkatraman
2
I.Hameem Shanavas
3
T.Kapilachander
4
Index Terms
Shannon adder, DSCH, intermediate state, MCIT
Abstract
In Digital Image Processing, Median Filter is used to reduce the noise in an image. The median filter considers each pixel in the image and replaces the noisy pixel by the median of the neighbourhood pixels. The median value is calculated by sorting the pixels. Sorting in turn consists of comparator which includes adders and multiplier. Multiplication is a fundamental operation in arithmetic computing systems and is used in many DSP applications such as FIR Filters. The adder circuit is used as a main component in the multiplier circuits. The Carry Save Array (CSA) multiplier is designed by using the proposed adder cell based on multiplexing logic. The proposed adder circuit is designed by using Shannon theorem.The multiplier circuits are schematised and their layouts are generated by using VLSI CAD tools. The proposed adder based multiplier circuits are simulated and results are compared with CPL and other circuit designed using Shannon based adder cell in terms of power and area and the intermediate state involved in the circuit is eliminated.The proposed adder based multiplier circuits are simulated by using 90nm feature size and with various supply voltages. The Shannon full adder circuit based multiplier circuits gives better performance than other published results in terms of power dissipation and area due to less number of transistors used in Shannon adder circuit.
Cite This Paper
P.Karunakaran, S.Venkatraman, I.Hameem Shanavas, T.Kapilachander, "Power Optimized Multiplier Using Shannon Based Multiplexing Logic", International Journal of Intelligent Systems and Applications(IJISA), vol.4, no.6, pp.39-45, 2012. DOI:10.5815/ijisa.2012.06.05
Reference
[1]C.Senthilpari, K.Diwakar and Ajay Kumar Singh “Low Power and High Speed 8x8 Bit Multiplier Using Non-clocked Pass Transistor Logics” November 2009
[2]C.Senthilpari, K.Diwakar and Ajay Kumar Singh “High speed and High Throughput 8x8 Bit Multiplier using a Shannon –based Adder Cell” April 2009.
[3]Padmanabhan Balasubramanian and Nikos E. Mastorakis “High Speed Gate Level Synchronous Full Adder Designs” WSEAS Transactions on circuits and systems February 2009.
[4]Z. Abid, H. El-Razouk, D.A. El-Dib “Low power multipliers based on new hybrid full adders” Microelectronics. J (2008), doi: 10.1016/ j.mejo.2008.04.002.
[5]Donald A. Neamen “Microelectronics: “Circuit Analysis and Design” third international edition, ISBN 007-125443-9, 2007, pp.137-139.
[6]Zhijun Huang, “High level optimization techniques for low power multiplier design” 2003.
[7]D. Markovic, B. Nikolic and V.G. Oklobdzija “A general method in synthesis of pass-transistor circuits” Microelectronics Journal31, 2000, pp.991–998.
[8]Reto Zimmermann and Wolfgang Fichtner “Low-Power Logic Styles: CMOS versus Pass- Transistor Logic” IEEE Journal of Solid-State Circuits, Vol.32, No.7, April 1997, pp.1079–1090.
[9]C.Senthilpari, K.Diwakar, Ajay Kumar Singh, S.Kavitha, A.Arokiasamy “An Efficient 16-bit Non-Clocked Pass gates Adder Circuit with Improved Power Performance on Power Constraint”.
[10]K. Navi, M.H Moaiyeri, R. F.Mirzaei, O. Hashemipour, B. M.Nezhad, Jan. (2009), "Two New LowPower Full Adder Based on majority-not Gates" Microelectronics Journal, Elsevier, vol. 40, no. 1, pp. 126-130.
[11]K. Navi, M. Maeen, O. Hashemipour, , (2009), “An Energy Efficient Full-Adder Cell for Low Voltages”, IEICE Electron. Express, vol. 6, no. 9, pp.553-559.
[12]J. Lin and Y. Hwang:”A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design”, IEEE Transactions on Circuits and Systems, Vol. 54, No. 5, May 2007.
[13]Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, J. Chung, “A novel multiplexer-based low-power fullAdder”.IEEE Transactions on Circuits and Systems-II: Express Briefs. v51 i7.