Shekoofeh Moghimi

Work place: Department of Computer Engineering, Najafabad Branch, Islamic Azad University, Najafabad, 8514143131, Iran

E-mail: Sh.moghimi@sco.iaun.ac.ir

Website:

Research Interests: Computer systems and computational processes, Operating Systems, Systems Architecture, Image Processing, Information Systems

Biography

Shekoofeh Moghimi has obtained her BS degree in computer hardware engineering as well as her MS degree in computer architecture systems design from Islamic Azad university of Najafabad branch. Her research interests are VLSI design, image processing, nano technology based systems, quantum computing and reliable digital designs.

Author Articles
A Novel 4×4 Universal Reversible Gate as a Cost Efficient Full Adder/Subtractor in Terms of Reversible and Quantum Metrics

By Shekoofeh Moghimi Mohammad Reza Reshadinezhad

DOI: https://doi.org/10.5815/ijmecs.2015.11.04, Pub. Date: 8 Nov. 2015

This paper proposes a new 4×4 reversible logic gate which is named as MOG. Reversible gates are logical basic units, having equal number of input and output lines, which can reduce power dissipation in digital systems design through their reversibility feature; because there is a one-to-one corresponding between their input and outputs vectors. The most significant aspect of the MOG gate is that it is a universal gate and has the ability of calculating any logical function on its own. We have also proposed quantum representation of the MOG gate with optimal quantum cost equal to 11. Then, it has been proved that MOG gate can be used to produce a cost efficient reversible full adder/subtractor cell in terms of reversible and quantum metrics. The proposed reversible full adder/subtractor design using MOG gate is a completely optimized circuit in terms of the number of reversible gates, the number of constant inputs, and the number of garbage outputs because it can work with the minimum possible amounts of these reversible metrics. Additionally, it is more efficient than the existing counterparts in terms of quantum cost. The full adder/subtractor cell is an important circuit in VLSI and digital signal processing applications. A lot of works have been done toward designing reversible full adder/subtractors in the literature; but there is no an optimized design with quantum implementation. To prove the applicability of the proposed design in large processing scales, we have constructed 8-bits reversible ripple carry full adder/subtractor circuit using MOG gates. Results have shown the superiority of our proposed design compared with other 8-bits similar designs.

[...] Read more.
Other Articles