Supervision Architecture Design for Programmer Logical Controller Including Crash Mode

Full Text (PDF, 416KB), PP.10-20

Views: 0 Downloads: 0

Author(s)

Bennani fatima zohra 1,* Sekhri Larbi 1 Haffaf Hafid 1

1. Industrial Computing and Networking Laboratory, Computer Science Department, University of Oran, BP 1524 Oran, Algeria

* Corresponding author.

DOI: https://doi.org/10.5815/ijitcs.2014.11.02

Received: 8 Feb. 2014 / Revised: 23 Jun. 2014 / Accepted: 5 Sep. 2014 / Published: 8 Oct. 2014

Index Terms

Programmer Logic Controller, Supervision, Petri Nets, UML, STEP7, PLCSim, Protool

Abstract

This paper is a contribution for development of a high level of security for the Programmer Logic Controller (PLC). Many industrial adopt the redundant PLC architecture (or Standby PLC) designed to replace the failed (out of order) PLC without stopping associated automated equipments. We propose a formal method to choose a Standby PLC based on probability study, by comparing normal functioning to misbehavior one leading to residue generation process. Any generated difference reveals a presence of anomaly. The proposed method begins by listing all PLC components failures leading to their stopping according to failures criticalities. Two models; functional and dysfunctional are obtained by using formal specifications. Probability’s calculus of dysfunction of each Standby PLC is obtained by the sum of the probabilities of dysfunction of its critical components. These probabilities are allocated each transition which leads to the dysfunction in the dysfunctional model. The dysfunctional model is obtained by using the FMECA method (Failure Modes, Effects and Criticality Analysis). We shall see that this global vision of functioning of the whole PLC leads to a higher level of security where the chosen Standby PLC works continuously.

Cite This Paper

Bennani fatima zohra, Sekhri Larbi, Haffaf Hafid, "Supervision Architecture Design for Programmer Logical Controller Including Crash Mode", International Journal of Information Technology and Computer Science(IJITCS), vol.6, no.11, pp.10-20, 2014. DOI:10.5815/ijitcs.2014.11.02

Reference

[1]V. Carré-Ménétrier and A. Tajer, ‘Elaboration of Distributed Optimal Controller for Manufacturing Systems through Synthesis Approach’, International Conference on Communication, Computing and Control Applications (CCCA'11), IEEE, Hammamet, Tunisia, mars 2011.

[2]R. Roussel and J. J. Lessage. ‘Algebraic Synthesis of Controllers despite Inconsistencies in Specifications’. In Proceedings of 11th International Workshop on Discrete Event Systems (WODES’2012), Guadalajara, Mexico, 2012.

[3]F. Z. Bennani, L. Sekhri and H. Haffaf. ‘Conception d’une Architecture de Supervision des Automates Programmables Industriels. 9éme Journées Scientifiques et Techniques (JST9), Sonatrach. April 8-10, 2013, Oran, Algeria.

[4]A. Tajer and A. Philippot. ‘Decentralized Implementation Approach of Control Synthesis of Manufacturing Systems’, 2nd International Conference on Multimedia Computing and Systems (ICMCS'11), IEEE, Ouarzazate, Morocco, April 2011.

[5]R. Alur and D. L. Dill. ‘A Theory of Timed Automata’, Theoretical Computer Science, Vol. 126, 2, pp. 183-235, 1994.

[6]L. Fray and Y Litz. ‘Formal Methods in PLC Programming’. IEEE International Conference on Systems, Man and Cybernetics, vol. 4, pages 2431-2436, 2000.

[7]O. Gourcuf, De Smet and J.M. Faure. ‘Efficient Representation for Formal Verification of PLC Program’. In Proceedings of 8th International Workshop on Discrete Event Systems (WODES’06), pages 182-187, Ann Arbor, USA, July 2006.

[8]H. Laroux and M. Roussel. ‘Algebraic Synthesis of Logical Controllers with Optimization Criteria’. 6th International Workshop on Verification and Evaluation of Computer and Communication Systems (VECoS 2012), CNAM, Paris, France, August 27-28, 2012.

[9]U. Sanne and S. Gonzalez. ’UML Modeling and Formal Verification of Secure Group Communication Protocols’. 2nd IEEE International workshop UML and Formal Methods (UMF & FM'09), Rio de Janeiro (Brazil). December 2009.

[10]V. Carré-Ménétrier,, N. Hagebell and J. Zaytoon. ‘Methods and Tools for the Synthesis of an Optimal Control Implementation for Grafcet’. Journal Européen des Systèmes Automatisés, vol. 33, No. 8-9, November 1999.

[11]A. Philippot, ‘Survey on Diagnosis of a Pick and Place Benchmark - Special Session on Diagnosis of Discrete Event Systems: Application on a Benchmark’, 3rd International Workshop on Dependable Control of Discrete Systems (DCDS'11), pp. 27-30, IEEE, Saarbrücken, Germany, june 2011.

[12]L. Sekhri, A.K.A. Toguyeni and E. Craye. Surveillabilité d’un Système Automatisé de Production Modélisé par un Graphe Fonctionnel (2004), Journal Européen des Systèmes Automatisés (JESA), vol. 38, N° 3-4, pp. 243-268, October, ISSN 1269-6935.

[13]A.K.A. Toguyéni, E. Craye, and Sekhri, L. ‘Study of the Diagnosability of Automated Production Systems Based on Functional Graphs. Mathematics and Computers in Simulation, vol. 70, issues 5-6, 24, pp. 377-393, Elsevier, February, 2006.

[14]M. Daigle, Roychoudhury, I., Biswas, G. and Koutsoukos, X. ‘Efficient simulation of component-based hybrid models represented as hybrid bond graphs’. Technical Report ISIS-06-712, Institute for software integrated Systems, Vanderbi University, Nashville, USA, 2006.

[15]P. Gawthrop and B. Geraint, ‘Bond Graph Modeling’, IEEE Control Systems Magazine, vol. 27, 2007.

[16]R. David and H. Alla. ‘Discrete, Continuous and Hybrid Petri Nets’, Springer, 2005.

[17]R. Hakiki and L. Sekhri. ‘Hybrid Petri Nets Based Approach For Analyzing Complex Dynamic Systems’. First IEEE International Conference on Machine and Web Intelligence (ICMWI’2010). 3-5 October, Algiers, Algeria, 2010.

[18]B. Brandin and W. M. Wonham. ‘Supervisory Control of Timed Discrete Event Systems’, IEEE Transactions on Automatic Control, vol.39, 2, pp. 329-341, February, 1994.

[19]A. Gouin and J.L. Ferier,. ‘Modeling and Supervisory Control of Timed Automata’, Journal Européen des Systèmes automatisés, vol. 33, No. 8-9, November, MSR’99, pp-1093-1110, 1999.

[20]L. Guan-Chun, ‘Control and Automation’, Universal Journal, September 2013.

[21]A.T. Sava, A.T. and H. Alla, ‘A Control Synthesis Approach for Time Discrete Event Systems’. Mathematics and Computers in Simulation, vol. 70, issues 5-6, 24, pp. 250-265, Elsevier, February, 2006.

[22]M. El Najjar, C. Smaili, F. Charpillet and D. Pomorski. “Supervision and Safety of Complex Systems”. ISTE Ltd and John Wiley & Sons. August 2012.

[23]A. Philippot and A. Tajer, and V. Carré-Ménétrier. ‘From Centralized to Decentralized Approach for Optimal Controller of Discrete Manufacturing Systems’. ARPN Journal of Science and Technology. November 2012.

[24]Technical Manual. ‘Premium Warm Standby’ . Schneider-Electric.

[25]Technical Review. ‘PLC Siemens S7 high availability’.

[26]Benani, F. Z. ‘Design of Virtual PLC’. Magister Thesis. University of Oran, Algeria, 2011. 

[27]A. Philippot, M. Sayed Mouchaweh and V. Carré-Ménétrier. ‘Generation of candidates tree for the fault diagnosis of discrete event systems’, 2nd IFAC Workshop on Dependable Control of Discrete System, Elsevier, Control Engineering Practice. September 2011.

[28]W. Hettab, ‘ From UML to Petri Nets’, Journal of object technology, Zurich, Suizerland, ETH Zurich, Chair of Software Engineering, 2010.