International Journal of Computer Network and Information Security (IJCNIS)
IJCNIS Vol. 8, No. 8, 8 Aug. 2016
Cover page and Table of Contents: PDF (size: 569KB)
A Novel Architecture for Adaptive Traffic Control in Network on Chip using Code Division Multiple Access Technique
Full Text (PDF, 569KB), PP.20-26
Views: 0 Downloads: 0
Author(s)
Index Terms
Code Division Multiple Access technique, Network on Chip, Adaptive traffic controls, routing
Abstract
Network on chip has emerged as a long-term and effective method in Multiprocessor System-on-Chip communications in order to overcome the bottleneck in bus based communication architectures. Efficiency and performance of network on chip is so dependent on the architecture and structure of the network. In this paper a new structure and architecture for adaptive traffic control in network on chip using Code Division Multiple Access technique is presented. To solve the problem of synchronous access to bus based interconnection the code division multiple access technique was applied. In the presented structure that is based upon mesh topology and simple routing method we attempted to increase the exchanged data bandwidth rate among different cores. Also an attempt has been made to increase the performance by isolating the target address transfer path from data transfer path. The main goal of this paper is presenting a new structure to improve energy consumption, area and maximum frequency in network on chip systems using information coding and decoding techniques. The presented structure is simulated using Xilinx ISE software and the results show effectiveness of this architecture.
Cite This Paper
Fatemeh. Dehghani, Shahram. Darooei, "A Novel Architecture for Adaptive Traffic Control in Network on Chip using Code Division Multiple Access Technique", International Journal of Computer Network and Information Security(IJCNIS), Vol.8, No.8, pp.20-26, 2016. DOI:10.5815/ijcnis.2016.08.03
Reference
[1]A. Shacham, K. Bergman, and L. P. Carloni, “Photonic networks-on-chip for future generations of chip multiprocessors,” IEEE Transactions on Computers, vol. 57, No. 9, pp. 1246-1260, 2008.
[2]X. Wang, T. Ahonen, and J. Nurmi, “Applying CDMA technique to network-on-chip,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol .15, No. 10, pp. 1091-1100, 2007.
[3]L. P. Carloni, P. Pande, and Y. Xie, “Networks-on-chip in emerging interconnect paradigms: Advantages and challenges,” In Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, IEEE Computer Society, pp. 93-102, 2009.
[4]S. Venugopal, A. Arulanandasamy, and R. Ramachandran, “Efficient Router Architecture Design on FPGA for Torus based Network on Chip,” International Journal of Computer Applications, vol. 55, 2012.
[5]M. A. Al Faruque, T. Ebi, and J. Henkel, “AdNOC: runtime adaptive network-on-chip architecture,” Very Large Scale Integration (VLSI) Systems, vol. 20, No. 2, pp. 257-269, 2012.
[6]T. Nikolic, G. Djordjevic, and M. Stojcev, “Simultaneous data transfers over peripheral bus using CDMA technique,” In Microelectronics, 26th International Conference on. IEEE, pp. 437-440, 2008.
[7]M. Takahash, B. Tan, H. Iwamura, T. Matsuoka, and K. Taniguchi, “A study of robustness and coupling-noise immunity on simultaneous data transfer CDMA bus interface,” In Circuits and Systems, IEEE International Symposium on, vol. 4, pp. IV-611, 2002.
[8]X. Tian, “Implementation of Message Scheduling on TDM Virtual Circuits for Network-on-Chip,” PhD diss., School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, 2008.
[9]A. A. El Badry and M. A. A. E. Ghany, “CDMA technique for Network-on-Chip,” In Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 163-166, 2012.
[10]V. Ravichandran, G. K. D. PrasannaVenkatesan, R. Rani, “CDMA coding techniques for interconnect between ip cores,” IOSR Journal of Engineering (IOSRJEN), vol. 2, Issue 9, PP. 84-90, 2012.
[11]T. Nikolic, M. Stojcev, and G. Djordjevic, “CDMA bus-based on-chip interconnect infrastructure,” Microelectronics Reliability, vol. 49, no. 4, pp. 448-459, 2009.
[12]A. B. Achballah and S. B. Saoud, “A Survey of Network-On-Chip Tools,” International Journal of Research and Reviews in Computer Science (IJRRCS), vol .2, No. 9, 2013.
[13]B. Nagaveni, G. Sai Thirumal, M. Rami Reddy, “Implementation of Network On-Chip Using GALS Scheme,” international journal of scientific & technology research, vol. 2, issue 5, 2013.