International Journal of Computer Network and Information Security (IJCNIS)
IJCNIS Vol. 5, No. 2, 8 Feb. 2013
Cover page and Table of Contents: PDF (size: 786KB)
FPGA Based A New Low Power and Self-Timed AES 128-bit Encryption Algorithm for Encryption Audio Signal
Full Text (PDF, 786KB), PP.10-20
Views: 0 Downloads: 0
Author(s)
Bahram Rashidi
1,*
Bahman Rashidi
2
Index Terms
Low power, self-timed, AES, FPGA, Combinational Logic
Abstract
This paper presents, a low power 128-bit Advanced Encryption Standard (AES) algorithm based on a novel asynchronous self-timed architecture for encryption of audio signals. An asynchronous system is defined as one where the transfers of information between combinatorial blocks without a global clock signal. The self-timed architectures are asynchronous circuits which perform their function based on local synchronization signals called hand shake, independently from the other modules. This new architecture reduced spikes on current consumption and only parts with valid data are working, and also this design does not need any clock pulse. A combinational logic based Rijndael S-Box implementation for the Substitution Byte transformation in AES is proposed, its low area occupancy and high throughput therefore proposed digital design leads to reduction in power consumption. Mix-columns transformation is implemented only based on multiply-by-2 and multiply-by-3 modules with combinational logic. The proposed novel asynchronous self-timed AES algorithm is modeled and verified using FPGA and simulation results from encryption of sound signals is presented, until original characteristics are preserved anymore and have been successfully synthesized and implemented using Xilinx ISE V7.1 and Virtex IV FPGA to target device Xc4vf100. The achieved power consumption is 283 mW in clock frequency of 100 MHz.
Cite This Paper
Bahram Rashidi, Bahman Rashidi, "FPGA Based A New Low Power and Self-Timed AES 128-bit Encryption Algorithm for Encryption Audio Signal", International Journal of Computer Network and Information Security(IJCNIS), vol.5, no.2, pp.10-20, 2013. DOI:10.5815/ijcnis.2013.02.02
Reference
[1]Jagadev, Vivek Senapati, "Advanced Encryption Standard (AES) Implementation ", Thesis for the degree of Bachelor of Technology in National Institute of Technology, Rourkela May, 2009.
[2]Issam Mahdi Hammad, "Efficient Hardware Implementations For The Advanced Encryption Standard (AES) Algorithm" Master Thesis, Dalhousie University Halifax, Nova Scotia 2010.
[3]Habibullah Jamal et al, "Low Power Area Efficient High Data Rate 16-bit AES Crypto Processor", The 18th International Conference on Microelectronics (ICM) 2006, pp. 186-189.
[4]Yulin Zhang, Xinggang Wang, "Pipelined Implementation of AES Encryption Based on FPGA", 2010 IEEE, pp. 170-173.
[5]Dong Chen et al, "Efficient Architecture and Implementations of AES", 2010 3rd International Conference on Advanced Computer Theory and Engineering (ICACTE), V6, pp. 295-298.
[6]M.R.M. Rizk, M.Morsy, "Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA", 2007 IEEE, pp. 207-217.
[7]Ghada Farouk Naiem et al, "An Efficient Implementation of CBC Mode Rijndeal AES on anFPGA",25th National Radio Science Conference (NRSC),March 1820, 2008, Faculty of Engineering, Tanta Univ, Egypt, pp. 1-8.
[8]Swinder Kaur, Prof. Renu Vig, "Efficient Implementation of AES Algorithm in FPGA Device", International Conference on Computational Intelligence and Multimedia Applications 2007, pp. 179-187.
[9]Amir Ahmed Khan, "Implementation Of High Speed AES Algorithm On FPGA", B.E. (EL) Project Report Batch 2003-04, University of Engineering & Technology Karachi.
[10]Federal Information Processing Standards Publication (FIPS PUBS) 197, "Announcing The Advanced Encryption Standard (AES)", November 26, 2001.
[11]William stallings, "Cryptography and Network Security" Pearson Printice Hall, Printed in the United State of America, Fourth Edition 2006 Pearson Education.
[12]"FPGAs: Field-Programmable Gate Arrays for Configurable Computing" written August, 2001 by D. Gaasterland for CMSC 411, Computer Systems Architecture, University of Maryland.
[13]Gordonm.Jacobs, Robertw. Brodersen, "A fully Asynchronous digital signal processor using self-timed circuits", IEEE journal of solid-state circuts, vol, 25, no.6, 1990.
[14]Jean-Pierre Deschamps et al, "Synthesis of Arithmetic Circuits", Published by John Wiley & Sons, Inc. Published simultaneously in Canada, 2006.
[15]Akashi Satoh et al, "A Compact Rijndael Hardware Architecture with S-Box Optimization", Springer-Verlag Berlin Heidelberg, 2001.
[16]Vincent Rijmen, "Efficient Implementation of the Rijndael S-Box", Katholieke Universiteit Leuven, Dept. ESAT. Belgium.
[17]Tim Good, Mohammed Benaissa, "Very Small FPGA Application-Specific Instruction Processor for AES.", IEEE Transactions on Circuits and Systems, Vol. 53, No. 7, 2006.
[18]Xinmiao Zhang , Keshab K. Parhi, "High-Speed VLSI Architectures for the AES Algorithm", IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol. 12, No. 9, Septemper 2004.
[19]Markus Albert Brandau," Implementation of a real-time voice encryption system", Master Thesis, Universitat Politècnica de Catalunya EUETIT, 2008
[20]Jason Van Dyken, José G. Delgado-Frias, "FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm" Journal of Systems Architecture 56 (2010) 116–123
[21]Qitao Zhang, "On a Hardware Implementing Method of the Optimized AES Encryption Algorithm", 2010 Second International Conference on MultiMedia and Information Technology, pp. 82-84.
[22]Monica Liberatori et al, "AES-128 Cipher. High Speed, Low Cost FPGA Implementation", 2007 IEEE, pp. 195-198.
[23]Issam Hammad et al, "High-Speed AES Encryptor with Efficient Merging Techniques", IEEE Embedded Systems Letters, Vol. 2, NO. 3, SEPTEMBER 2010, pp. 67-71.
[24]Roohi banu, Tanya vladimirova," fault-tolerant encryption for space applications", IEEE Transactions on Aerospace and Electronic Systems Vol. 45, NO. 1 JANUARY 2009.