Jingbo Xia; Xiaohuan Zhao; Weiwu Guo

Research on the method of multi-channel video acquisition and display based on FPGA

Full Text (PDF, 239KB), PP.17-23

Views: 0 Downloads: 0

Author(s)

Jingbo Xia ^1,* Xiaohuan Zhao ² Weiwu Guo ²

1. Dept of Telecommunication Engineering, AFEU, Xi’an China Name of Institution/Department, City, Country

2. Dept of Telecommunication Engineering, AFEU, Xi’an China The People’s Liberation Army Troop 93010

* Corresponding author.

DOI: https://doi.org/10.5815/ijcnis.2010.01.03

Received: 3 Mar. 2010 / Revised: 21 May 2010 / Accepted: 21 Aug. 2010 / Published: 8 Nov. 2010

Index Terms

Multi-channel video monitoring, time-division multiplexing, field-selected algorithm, ping-pang cache, finite state machine

Abstract

With the problems of high speed and asynchronism in a multi-channel video, a video monitor system based on FPGA and SRAM is designed and implemented. The system adopts the method of time-division multiplexing to realize the function of four-channel video parallel acquisition. The synchronization between four-channel video is achieved by using the field-selected algorithm. The four-channel video can be outputted to LCD with the technique of ping-pang cache. The LCD display sequences are generated by the finite state machine using Verilog HDL. The system is simple, flexible and with high-quality, and it has a broad application prospect.

Cite This Paper

Jingbo Xia, Xiaohuan Zhao, Weiwu Guo, "Research on the method of multi-channel video acquisition and display based on FPGA", International Journal of Computer Network and Information Security(IJCNIS), vol.2, no.1, pp.17-23, 2010. DOI:10.5815/ijcnis.2010.01.03

Reference

[1] HUO Ju, FU Liang, YANG Ming. Research on the structure of the dual cameras synchronization system for high speed image capture and storage[J]. Optical Technique, 2007, 33(1) :106-109.

[2] Chen Li-dong, Zhang Mao-jun, Wang Wei, et al. A Heterogeneous Dual-Core High-Speed Processing System for High Resolution Catadioptric Panorama[J]. Journal of Electronics & Information Technology, 2009, 31(4) :822-826.

[3] Cheng Zijing, Zhou Xiaokuan, Jiang Hongxu. Image Compression ASIC for Satellite Remote Sensing Application[J]. Journal of Beijing University of Aeronautics and Astronautics, 2003, 29(2) :151-155.

[4] CHEN Guo-jin, ZHU Miao-fen, SHI Hu-li. Image auto-focusing system based on field programmable gate array[J]. System Engineering and Electronics, 2008, 30(2) :209-212.

[5] Ma Xin, Guo Hong. Design of multi-slice CT data acquisition system and its measurement[J]. Journal of Beijing University of Aeronautics and Astronautics, 2008, 34(7) :794-797.

[6] Dang Jun-li, Liu Bai-yu, Ou-Yang Lan, et al. High Speed Electro-optic Gating System Design Based on FPGA[J]. Acta Photonica Sinica, 2009, 38(5) :1091-1095.

[7] WEI Ting-cun, GAO Wu. Research of One-chip TFT-LCD Driver IC[J]. RESEARCH & PROGRESS OF SSE, 2008, 28(2) :258-263.

[8] LIU Wei, ZHOU Yu-mei, YE Qing. Test Algorithm for Register File Memories[J]. RESEARCH & PROGRESS OF SSE, 2005, 25(1) :89-92.

[9] WEN Feng, DAI Ji-zhi, TANG Zun-lie, et al. Selected-frame Display Technology for High Frame CCD Camera[J]. Semiconductor Optoelectronics, 2008, 29(5) :782-784.

[10] ZHAO Xiao-huan, Xia Jing-bo, Zhao xu, et al. Design of Video Player Based on FPGA[J]. Video Engineering, 2010, 34(4) :52-55.

[11] XU Xiao-ru, ZHAO Meng-lian, Wu Xiao-bo. On-chip boost regulator with projected off- and on-time control[J]. Journal of Zhejiang University(Science A: An International Applied Physics & Engineering Jounal), 2009, 10(8) :1223-1230.

International Journal of Computer Network and Information Security (IJCNIS)